

Jitter Measurements over WorldFIP

Quentin King


June 2000

Q.King, SL/PO/CC

Traffic over the WorldFIP Fieldbus

Fieldbus Cycle Structure


The Gateway is the Bus Arbitrator for the Fieldbus. It has a table defining the order of transmissions for each cycle. The cycle time has been chosen to be 10ms.



Digital Controller PLL (1)




VME Gateway System




1 tic ≈ 0.25 μs (4 MHz)
 1 qtic ≈ 1 tic / 65536 ≈ 3.8ps
 e.g. Period = 3999.65260

Digital Controller PLL (3)


State Machine for Digital Controller Phase Locked Loop



Digital Controller PLL (2)



Synchronisation Over WorldFIP



PLL Frequency error: < 0.1 ppm (1ms after 2.5 hours)

Summary

- **Highly precise distribution of synchronised time over WorldFIP has been successfully demonstrated.**
- **Start of a ramp at a specified time has been demonstrated.**
- **Overall event distribution method is still to be decided.**
- **Digital Controller Hardware design needs to be frozen within 1 year, so a decision on event distribution (at least as far as it affects the bottom layer) is needed soon.**